0

Werktags bis 17:45 Uhr bestellt, oft schon am Folgetag ab 9:30 Uhr abholbereit.

Non volatile memories based on Silicon dots

'The smaller space one bit of information can occupy, the more data you can get into a device and the faster it can operate'

Erschienen am 21.12.2010, Auflage: 1/2010
59,00 €
(inkl. MwSt.)

Lieferbar innerhalb 1 - 2 Wochen

In den Warenkorb
Bibliografische Daten
ISBN/EAN: 9783843383462
Sprache: Englisch
Umfang: 124 S.
Format (T/L/B): 0.8 x 22 x 15 cm
Einband: kartoniertes Buch

Beschreibung

Our daily life tells us that new technologies are continuously developed. Personal computer, cellular phones, digital camera, mp3 player pervade our life. Looking into the recent past, electronic devices have been proliferated reduced in the size and improved in the performances. Since memories are present in almost every electronic system, these technological advances depend on the development of the semiconductor memory itself. Since the very beginning of such development, the information in conventional non volatile memory device can be stored in a conductive floating gate or in an insulating layer such as in MNOS. Over the years the memory market has been continuously increasing and this has led, in the 1995, to the introduction of a new memory cell based on discrete traps. It was already clear at that point that the realization of such memory cell would be difficult. The scientific community is still very uncertain about the questions whether, and how such device could work. Since then, there has been a lot of progress in the field of memory cell based on discrete traps, but the basic questions about the real advantages offered by such memory devices are still open today.

Autorenportrait

Isodiana CRUPI is a Research Scientist at the CNR-IMM (Italy). She received the M.Sc. degree in Electronic Engineering from the University of Messina in 1999 and the Ph.D. degree in Materials Science from the University of Catania in 2003. She is author of about 40 publications on international journals and co-inventor on an U.S. Patent.